

INTRODUCTION

- \bullet **Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc)**
- •**Modern processor is a very complex device**
- **It contains**
	- **Many registers**
	- **Multiple arithmetic units, for both integer and floating point calculations**
	- **The ability to pipeline several consecutive instructions to speed execution**
	- **Etc.**
- \bullet **However, to understand how processors work, we will start with a simplified processor model**
- **This is similar to what real processors were like ~25 years ago**
- \bullet **M. Morris Mano introduces a simple processor model he calls the** *Basic Computer*
- **We will use this to introduce processor organization and the relationship of the RTL model to the higher level computer processor**

THE BASIC COMPUTER

- **The Basic Computer has two components, a processor and memory**
- \bullet **The memory has 4096 words in it**
	- **4096 = 212, so it takes 12 bits to select a word in memory**
- **Each word is 16 bits long**

INSTRUCTIONS

- • **Program**
	- **A sequence of (machine) instructions**
- **(Machine) Instruction**
	- **A group of bits that tell the computer to** *perform a specific operation* **(a sequence of micro-operation)**
- **The instructions of a program, along with any needed data are stored in memory**
- **The CPU reads the next instruction from memory**
- \bullet **It is placed in an** *Instruction Register* **(IR)**
- **Control circuitry in control unit then translates the instruction into the sequence of microoperations necessary to implement it**

INSTRUCTION FORMAT

- **A computer instruction is often divided into two parts**
	- **An** *opcode* **(Operation Code) that specifies the operation for that instruction**
	- **An** *address* **that specifies the registers and/or locations in memory to use for that operation**
- **In the Basic Computer, since the memory contains 4096 (= 212) words, we needs 12 bit to specify which memory address this instruction will use**
- **In the Basic Computer, bit 15 of the instruction specifies the** *addressing mode* **(0: direct addressing, 1: indirect addressing)**
- **Since the memory words, and hence the instructions, are 16 bits long, that leaves 3 bits for the instruction's opcode**

ADDRESSING MODES

- \bullet **The address field of an instruction can represent either**
	- **Direct address: the address in memory of the data to use (the address of the operand), or**
	- **Indirect address: the address in memory of the address in memory of the data to use**

- \bullet **Effective Address (EA)**
	- – **The address, that can be directly used without modification to access an operand for a computation-type instruction, or as the target address for a branch-type instruction**

PROCESSOR REGISTERS

- **A processor has many registers to hold instructions, addresses, data, etc**
- **The processor has a register, the** *Program Counter* **(PC) that holds the memory address of the next instruction to get**
	- **Since the memory in the Basic Computer only has 4096 locations, the PC only needs 12 bits**
- **In a direct or indirect addressing, the processor needs to keep track of what locations in memory it is addressing: The** *Address Register* **(AR) is used for this**

– **The AR is a 12 bit register in the Basic Computer**

- **When an operand is found, using either direct or indirect addressing, it is placed in the** *Data Register* **(DR). The processor then uses this value as data for its operation**
- **The Basic Computer has a single** *general purpose register* **– the** *Accumulator* **(AC)**

PROCESSOR REGISTERS

- **The significance of a general purpose register is that it can be referred to in instructions**
	- **e.g. load AC with the contents of a specific memory location; store the contents of AC into a specified memory location**
- **Often a processor will need a scratch register to store intermediate results or other temporary data; in the Basic Computer this is the** *Temporary Register* **(TR)**
- **The Basic Computer uses a very simple model of input/output (I/O) operations**
	- **Input devices are considered to send 8 bits of character data to the processor**
	- **The processor can send 8 bits of character data to output devices**
- **The** *Input Register* **(INPR) holds an 8 bit character gotten from an input device**
- **The** *Output Register* **(OUTR) holds an 8 bit character to be send to an output device**

BASIC COMPUTER REGISTERS

List of BC Registers

Computer Organization Computer Architectures Lab

Registers

COMMON BUS SYSTEM

- **The registers in the Basic Computer are connected using a bus**
- **This gives a savings in circuitry over complete connections between registers**

Registers

COMMON BUS SYSTEM

Computer Organization Computer Architectures Lab

S0 S1 S2

COMMON BUS SYSTEM

• Three control lines, S₂, S₁, and S₀ control which register the **bus selects as its input**

• **Either one of the registers will have its load signal activated, or the memory will have its read signal activated**

– **Will determine where the data from the bus gets loaded**

- **The 12-bit registers, AR and PC, have 0's loaded onto the bus in the high order 4 bit positions**
- **When the 8-bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus**

BASIC COMPUTER INSTRUCTIONS

• **Basic Computer Instruction Format**

Instructions

BASIC COMPUTER INSTRUCTIONS

INSTRUCTION SET COMPLETENESS

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

- **Instruction Types**
	- **Functional Instructions**
		- **- Arithmetic, logic, and shift instructions**
		- **- ADD, CMA, INC, CIR, CIL, AND, CLA**
	- **Transfer Instructions**
		- **- Data transfers between the main memory**
			- **and the processor registers**
		- **- LDA, STA**

Control Instructions

- **- Program sequencing and control**
- **- BUN, BSA, ISZ**
- **Input/Output Instructions**
	- **- Input and output**
	- **- INP, OUT**

CONTROL UNIT

- **Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them**
- **Control units are implemented in one of two ways**
- • *Hardwired* **Control**
	- **CU is made up of sequential and combinational circuits to generate the control signals**
- \bullet *Microprogrammed* **Control**
	- **A control memory on the processor contains microprograms that activate the necessary control signals**
- **We will consider a hardwired implementation of the control unit for the Basic Computer**

TIMING AND CONTROL

TIMING SIGNALS

- **- Generated by 4-bit sequence counter and 416 decoder**
- **- The SC can be incremented or cleared.**
- Example: $\;$ T₀, T₁, T₂, T₃, T₄, T₀, T₁, . . . Assume: At time T_4 , SC is cleared to 0 if decoder output D3 is active.

INSTRUCTION CYCLE

- \bullet **In Basic Computer, a machine instruction is executed in the following cycle:**
	- **1. Fetch an instruction from memory**
	- **2. Decode the instruction**
	- **3. Read the effective address from memory if the instruction has an indirect address**
	- **4. Execute the instruction**
- • **After an instruction is executed, the cycle starts again at step 1, for the next instruction**
- \bullet *Note***: Every different processor has its own (different) instruction cycle**

FETCH and DECODE

REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- **- D7 = 1, I = 0**
- Register Ref. Instr. is specified in b₀ ~ b₁₁ of IR
- $\,$ **Execution starts with timing signal T** $_{3}$

r = D7 IT3 => Register Reference Instruction Bi = IR(i) , i=0,1,2,...,11

MEMORY REFERENCE INSTRUCTIONS

- The effective address of the instruction is in AR and was placed there during timing signal T₂ when I = 0, or during timing signal T₃ when I = 1

- Memory cycle is assumed to be short enough to complete in a CPU cycle

- The execution of MR instruction starts with T4

AND to AC

 D_0T_4 : DR \leftarrow M[AR] **Read operand** D_0T_5 : $AC \leftarrow AC \wedge DR$, $SC \leftarrow 0$ **AND with AC ADD to AC** D_4T_4 : DR \leftarrow M[AR] **Read operand** D_1T_5 : $AC \leftarrow AC + DR$, $E \leftarrow C_{out}$, $SC \leftarrow 0$ Add to AC and store carry in E

 D_5T_4 : $M[AR] \leftarrow PC$, $AR \leftarrow AR + 1$ D_5T_5 : $PC \leftarrow AR$, $SC \leftarrow 0$

ISZ: Increment and Skip-if-Zero

 D_6T_4 : DR \leftarrow M[AR] D_6T_5 : DR \leftarrow DR + 1 D_6T_4 : M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0

INPUT-OUTPUT AND INTERRUPT

A Terminal with a keyboard and a Printer

• **Input-Output Configuration**

- **- The terminal sends and receives serial information**
- **- The serial info. from the keyboard is shifted into INPR**
- **- The serial info. for the printer is stored in the OUTR**
- **- INPR and OUTR communicate with the terminal serially and with the AC in parallel.**
- **- The flags are needed to** *synchronize* **the timing difference between I/O device and the computer**

Computer Organization Computer Architectures Lab

PROGRAM-CONTROLLED INPUT/OUTPUT

• **Program-controlled I/O**

- **- Continuous CPU involvement**
	- **I/O takes valuable CPU time**
- **- CPU slowed down to I/O speed**
- **- Simple**
- **- Least hardware**

Input

Output

INTERRUPT INITIATED INPUT/OUTPUT

- **- Open communication only when some data has to be passed -->** *interrupt***.**
- **- The I/O interface, instead of the CPU, monitors the I/O device.**
- **- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU**
- **- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.**
- *** IEN (Interrupt-enable flip-flop)**
	- **- can be set and cleared by instructions**
	- **- when cleared, the computer cannot be interrupted**

FLOWCHART FOR INTERRUPT CYCLE

- **- The interrupt cycle is a HW implementation of a branch and save return address operation.**
- **- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.**
- **- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine**
- **- The instruction that returns the control to the original program is "indirect BUN 0"**

FURTHER QUESTIONS ON INTERRUPT

How can the CPU recognize the device requesting an interrupt ?

Since different devices are likely to require different interrupt service routines, how can the CPU obtain the starting address of the appropriate routine in each case ?

Should any device be allowed to interrupt the CPU while another interrupt is being serviced ?

How can the situation be handled when two or more interrupt requests occur simultaneously ?

Basic Computer Organization & Design **37**

COMPLETE COMPUTER DESCRIPTION Microoperations *Description* **FetchDecodeIndirectInterrupt Memory-Reference ANDADDLDASTABUNBSAISZRT0:** $R'T_1$: **R'T₂:** D_7 **IT₃: RT₀: RT₁: RT₂:** D_0T_4 : D_0T_5 : D_1T_4 : D_1T_5 : D_2T_4 : **D2T5:** D_3T_4 : D_4T_4 : D_5T_4 : D_5T_5 : **D6T4:** D_6T_5 : D_6T_6 : **AR PC IR M[AR], PC PC + 1 D0, ..., D7 ← Decode IR(12 ~ 14), AR IR(0 ~ 11), I IR(15) AR M[AR] R 1** $\mathsf{AR} \leftarrow \mathsf{0}, \, \mathsf{TR} \leftarrow \mathsf{PC}$ $M[AR] \leftarrow TR, PC \leftarrow 0$ $\mathsf{PC}\leftarrow \mathsf{PC}$ + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0 **DR M[AR]** $\mathsf{AC}\leftarrow\mathsf{AC}\wedge\mathsf{DR},\,\mathsf{SC}\leftarrow\mathsf{OR}$ **DR M[AR]** $\mathsf{AC}\leftarrow\mathsf{AC}+\mathsf{DR},\,\mathsf{E}\leftarrow\mathsf{C}_{\mathsf{out}},\,\mathsf{SC}\leftarrow\mathsf{0}$ **DR M[AR]** $\mathsf{AC} \leftarrow \mathsf{DR},\, \mathsf{SC} \leftarrow \mathsf{OR}$ $M[AR] \leftarrow AC$, SC $\leftarrow 0$ **PC AR, SC 0** $M[AR] \leftarrow PC$, $AR \leftarrow AR + 1$ $\mathsf{PC}\leftarrow\mathsf{AR},\,\mathsf{SC}\leftarrow\mathsf{O}$ **DR M[AR] DR DR + 1** $M[AR] \leftarrow \text{DR}$, if(DR=0) then (PC \leftarrow PC + 1), **SC 0 T0T1T2(IEN)(FGI + FGO):**

Register-Reference

DESIGN OF BASIC COMPUTER(BC)

Hardware Components of BC A memory unit: 4096 x 16. Registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC Flip-Flops(Status): I, S, E, R, IEN, FGI, and FGO Decoders: a 3x8 Opcode decoder a 4x16 timing decoder Common bus: 16 bitsControl logic gates: Adder and Logic circuit: Connected to AC

Control Logic Gates

- **- Input Controls of the nine registers**
- **- Read and Write Controls of memory**
- **- Set, Clear, or Complement Controls of the flip-flops**
- S₂, S₁, S₀ Controls to select a register for the bus
- **- AC, and Adder and Logic circuit**

CONTROL OF REGISTERS AND MEMORY

Address Register; AR

Scan all of the register transfer statements that change the content of AR:

T 4

CONTROL OF FLAGS

IEN: Interrupt Enable Flag

- pB_7 : **IEN** \leftarrow 1 (I/O Instruction)
- pB_6 : **IEN** \leftarrow 0 (I/O Instruction)
- RT_2 : **IEN** \leftarrow 0 (Interrupt)
- $p = D_7IT_3$ (Input/Output Instruction)

CONTROL OF COMMON BUS

For AR

R
\n
$$
D_4T_4: PC \leftarrow AR
$$
\n
$$
D_5T_5: PC \leftarrow AR
$$
\n
$$
\sqrt{}
$$
\n
$$
x1 = D_4T_4 + D_5T_5
$$

Design of AC Logic

DESIGN OF ACCUMULATOR LOGIC

CONTROL OF AC REGISTER

Gate structures for controlling the LD, INR, and CLR of AC

