

1

## INTRODUCTION

- Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc)
- Modern processor is a very complex device
- It contains
  - Many registers
  - Multiple arithmetic units, for both integer and floating point calculations
  - The ability to pipeline several consecutive instructions to speed execution
  - Etc.
- However, to understand how processors work, we will start with a simplified processor model
- This is similar to what real processors were like ~25 years ago
- M. Morris Mano introduces a simple processor model he calls the *Basic Computer*
- We will use this to introduce processor organization and the relationship of the RTL model to the higher level computer processor

#### THE BASIC COMPUTER

3

- The Basic Computer has two components, a processor and memory
- The memory has 4096 words in it
  - 4096 =  $2^{12}$ , so it takes 12 bits to select a word in memory
- Each word is 16 bits long



#### INSTRUCTIONS

4

- Program
  - A sequence of (machine) instructions
- (Machine) Instruction
  - A group of bits that tell the computer to *perform a specific operation* (a sequence of micro-operation)
- The instructions of a program, along with any needed data are stored in memory
- The CPU reads the next instruction from memory
- It is placed in an *Instruction Register* (IR)
- Control circuitry in control unit then translates the instruction into the sequence of microoperations necessary to implement it

#### **INSTRUCTION FORMAT**

- A computer instruction is often divided into two parts
  - An opcode (Operation Code) that specifies the operation for that instruction
  - An address that specifies the registers and/or locations in memory to use for that operation
- In the Basic Computer, since the memory contains 4096 (= 2<sup>12</sup>) words, we needs 12 bit to specify which memory address this instruction will use
- In the Basic Computer, bit 15 of the instruction specifies the *addressing mode* (0: direct addressing, 1: indirect addressing)
- Since the memory words, and hence the instructions, are 16 bits long, that leaves 3 bits for the instruction's opcode



**Computer Organization** 

#### **ADDRESSING MODES**

- The address field of an instruction can represent either
  - Direct address: the address in memory of the data to use (the address of the operand), or
  - Indirect address: the address in memory of the address in memory of the data to use



• Effective Address (EA)

 The address, that can be directly used without modification to access an operand for a computation-type instruction, or as the target address for a branch-type instruction

**Computer Organization** 

**Computer Architectures Lab** 

6

#### **PROCESSOR REGISTERS**

7

- A processor has many registers to hold instructions, addresses, data, etc
- The processor has a register, the *Program Counter* (PC) that holds the memory address of the next instruction to get
  - Since the memory in the Basic Computer only has 4096 locations, the PC only needs 12 bits
- In a direct or indirect addressing, the processor needs to keep track of what locations in memory it is addressing: The Address Register (AR) is used for this

- The AR is a 12 bit register in the Basic Computer

- When an operand is found, using either direct or indirect addressing, it is placed in the *Data Register* (DR). The processor then uses this value as data for its operation
- The Basic Computer has a single general purpose register the Accumulator (AC)

### **PROCESSOR REGISTERS**

- The significance of a general purpose register is that it can be referred to in instructions
  - e.g. load AC with the contents of a specific memory location; store the contents of AC into a specified memory location
- Often a processor will need a scratch register to store intermediate results or other temporary data; in the Basic Computer this is the *Temporary Register* (TR)
- The Basic Computer uses a very simple model of input/output (I/O) operations
  - Input devices are considered to send 8 bits of character data to the processor
  - The processor can send 8 bits of character data to output devices
- The Input Register (INPR) holds an 8 bit character gotten from an input device
- The *Output Register* (OUTR) holds an 8 bit character to be send to an output device



### **BASIC COMPUTER REGISTERS**

**Registers in the Basic Computer** 



#### List of BC Registers

DR	16	Data Register	Holds memory operand	
AR	12	Address Register	Holds address for memory	
AC	16	Accumulator	Processor register	
IR	16	Instruction Register	Holds instruction code	
PC	12	Program Counter	Holds address of instruction	
TR	16	Temporary Register	Holds temporary data	
INPR	8	Input Register	Holds input character	
OUTR	8	Output Register	Holds output character	

**Computer Organization** 



### COMMON BUS SYSTEM

- The registers in the Basic Computer are connected using a bus
- This gives a savings in circuitry over complete connections between registers

11

Registers

#### COMMON BUS SYSTEM



Computer Organization

12 Registers **COMMON BUS SYSTEM** Read INPR Write ALU Ε Address



**Computer Organization** 

#### Registers

#### **COMMON BUS SYSTEM**

 Three control lines, S<sub>2</sub>, S<sub>1</sub>, and S<sub>0</sub> control which register the bus selects as its input

$S_2 S_1 S_0$	Register
0 0 0	X
0 0 1	AR
0 1 0	PC
0 1 1	DR
100	AC
101	IR
1 1 0	TR
1 1 1	Memory

• Either one of the registers will have its load signal activated, or the memory will have its read signal activated

- Will determine where the data from the bus gets loaded

- The 12-bit registers, AR and PC, have 0's loaded onto the bus in the high order 4 bit positions
- When the 8-bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus



# **BASIC COMPUTER INSTRUCTIONS**

14

Basic Computer Instruction Format

Register-Reference Instructions $(OP-code = 111, I = 0)$ $15$ $12 11$ $0$ $0$ $1$ $1$ $1$ $1$ Register operationInput-Output Instructions $(OP-code = 111, I = 1)$ $15$ $12 11$ $0$ $15$ $12 11$ $0$ $1$ $1$ $I$	15 14 12 11 I Opcode Address	0
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Register-Reference Instructions	(OP-code = 111, I = 0)
Input-Output Instructions       (OP-code =111, I = 1)         15       12 11       0         1       1       I/O operation	15 12 11 0 1 1 1 Register operation	0 on
15     12 11     0       1     1     1     I/O operation		
	Input-Output Instructions	(OP-code =111, I = 1)

Instructions

#### **BASIC COMPUTER INSTRUCTIONS**

	Hex	Code		
Symbol	I = 0	<i>l</i> = 1	Description	
AND	0xxx 8xxx		AND memory word to AC	
ADD	1xxx	9xxx	Add memory word to AC	
LDA	2xxx Axxx		Load AC from memory	
STA	3xxx Bxxx		Store content of AC into memory	
BUN	4xxx	Cxxx	Branch unconditionally	
BSA	5xxx	Dxxx	Branch and save return address	
ISZ	6xxx	Exxx	Increment and skip if zero	
CLA	78	00	Clear AC	
CLE	74	00	Clear E	
CMA	7200		Complement AC	
CME	7100		Complement E	
CIR	7080		Circulate right AC and E	
CIL	70	40	Circulate left AC and E	
INC	70	20	Increment AC	
SPA	70	10	Skip next instr. if AC is positive	
SNA	70	08	Skip next instr. if AC is negative	
SZA	7004		Skip next instr. if AC is zero	
SZE	7002		Skip next instr. if E is zero	
HLT	7001		Halt computer	
INP	F800		Input character to AC	
OUT	F400		Output character from AC	
SKI	F2	00	Skip on input flag	
SKO	F1	00	Skip on output flag	
ION	F0	80	Interrupt on	
IOF	F0	40	Interrupt off	

Computer Organization

### **INSTRUCTION SET COMPLETENESS**

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

- Instruction Types
  - **Functional Instructions** 
    - Arithmetic, logic, and shift instructions
    - ADD, CMA, INC, CIR, CIL, AND, CLA
  - **Transfer Instructions** 
    - Data transfers between the main memory
      - and the processor registers
    - LDA, STA
  - **Control Instructions** 
    - Program sequencing and control
    - BUN, BSA, ISZ
  - **Input/Output Instructions** 
    - Input and output
    - INP, OUT

#### **CONTROL UNIT**

- Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them
- Control units are implemented in one of two ways
- Hardwired Control
  - CU is made up of sequential and combinational circuits to generate the control signals
- Microprogrammed Control
  - A control memory on the processor contains microprograms that activate the necessary control signals
- We will consider a hardwired implementation of the control unit for the Basic Computer

#### TIMING AND CONTROL

18



**Computer Organization** 

#### TIMING SIGNALS

19

- Generated by 4-bit sequence counter and 4×16 decoder
- The SC can be incremented or cleared.
- Example:  $T_0$ ,  $T_1$ ,  $T_2$ ,  $T_3$ ,  $T_4$ ,  $T_0$ ,  $T_1$ , . . . Assume: At time  $T_4$ , SC is cleared to 0 if decoder output D3 is active.



**Computer Organization** 

## **INSTRUCTION CYCLE**

- In Basic Computer, a machine instruction is executed in the following cycle:
  - 1. Fetch an instruction from memory
  - 2. Decode the instruction
  - 3. Read the effective address from memory if the instruction has an indirect address
  - 4. Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- Note: Every different processor has its own (different) instruction cycle

#### Instruction Cycle

#### **FETCH and DECODE**

21





**Computer Organization** 



**Computer Organization** 

22

### **REGISTER REFERENCE INSTRUCTIONS**

**Register Reference Instructions are identified when** 

-  $D_7 = 1$ , I = 0

- Register Ref. Instr. is specified in  $b_0 \sim b_{11}$  of IR
- Execution starts with timing signal T<sub>3</sub>

r = D<sub>7</sub> I'T<sub>3</sub> => Register Reference Instruction B<sub>i</sub> = IR(i) , i=0,1,2,...,11

	r:	$SC \leftarrow 0$
CLA	rB₁1:	$AC \leftarrow 0$
CLE	rB <sub>10</sub> :	E ← 0
CMA	rB <sub>9</sub> :	$AC \leftarrow AC'$
CME	rB <sub>8</sub> :	E ← E'
CIR	rB <sub>7</sub> :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB <sub>6</sub> :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB <sub>5</sub> :	$AC \leftarrow AC + 1$
SPA	rB₄:	if (AC(15) = 0) then (PC ← PC+1)
SNA	$rB_3$ :	if $(AC(15) = 1)$ then $(PC \leftarrow PC+1)$
SZA	$rB_2$ :	if (AC = 0) then (PC $\leftarrow$ PC+1)
SZE	rB₁ً:	if (E = 0) then (PC $\leftarrow$ PC+1)
HLT	$rB_0$ :	$S \leftarrow 0$ (S is a start-stop flip-flop)

**Computer Organization** 

### MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D <sub>0</sub>	$AC \leftarrow AC \land M[AR]$
ADD	$\mathbf{D}_{1}$	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	$\mathbf{D}_2^{\mathbf{I}}$	$AC \leftarrow M[AR]$
STA	$\overline{D_3}$	$M[AR] \leftarrow AC$
BUN	$D_4$	PĊ ← AR
BSA	$D_5$	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ		$M[AR] \leftarrow M[AR] + 1$ , if $M[AR] + 1 = 0$ then PC $\leftarrow$ PC+1

- The effective address of the instruction is in AR and was placed there during timing signal  $T_2$  when I = 0, or during timing signal  $T_3$  when I = 1

- Memory cycle is assumed to be short enough to complete in a CPU cycle

- The execution of MR instruction starts with T<sub>4</sub>

#### AND to AC





**Computer Organization** 



### **MEMORY REFERENCE INSTRUCTIONS**



**ISZ: Increment and Skip-if-Zero** 



27

**Computer Organization** 

#### **INPUT-OUTPUT AND INTERRUPT**

#### A Terminal with a keyboard and a Printer

Input-Output Configuration



- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to *synchronize* the timing difference between I/O device and the computer





29

Computer Organization



30

#### **PROGRAM-CONTROLLED INPUT/OUTPUT**

Program-controlled I/O

- Continuous CPU involvement
  - I/O takes valuable CPU time
- CPU slowed down to I/O speed
- Simple
- Least hardware

#### Input

LOOP,	SKI	DEV
	BUN	LOOP
	INP	DEV

#### Output

LOOP,	LDA	DATA
LOP,	SKO	DEV
	BUN	LOP
	OUT	DEV

### **INTERRUPT INITIATED INPUT/OUTPUT**

- Open communication only when some data has to be passed --> interrupt.
- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.
- \* IEN (Interrupt-enable flip-flop)
  - can be set and cleared by instructions
  - when cleared, the computer cannot be interrupted

### FLOWCHART FOR INTERRUPT CYCLE



- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"



#### FURTHER QUESTIONS ON INTERRUPT

How can the CPU recognize the device requesting an interrupt ?

Since different devices are likely to require different interrupt service routines, how can the CPU obtain the starting address of the appropriate routine in each case ?

Should any device be allowed to interrupt the CPU while another interrupt is being serviced ?

How can the situation be handled when two or more interrupt requests occur simultaneously ?



**Computer Organization** 

Description

Basic Computer Organization & Design 37 COMPLETE COMPUTER DESCRIPTION Microoperations

Fetch	R′T₀:	
Decede	R'I <sub>1</sub> :	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	<b>R</b> <sup>7</sup> <b>1</b> <sub>2</sub> :	$DU,, D7 \leftarrow Decode IR(12 \sim 14),$
la dina at		$AR \leftarrow IR(U \sim 11), I \leftarrow IR(15)$
Indirect	$D_7 \Pi_3$ :	$AR \leftarrow W[AR]$
		D. 4
		$\mathbf{K} \leftarrow 1$
		$AR \leftarrow U, IR \leftarrow PC$
	<b>RI</b> ₁:	$M[AR] \leftarrow IR, PC \leftarrow 0$
	RT <sub>2</sub> :	$PC \leftarrow PC + 1$ , $IEN \leftarrow 0$ , $R \leftarrow 0$ , $SC \leftarrow 0$
Memory-Referen	ce	
AND	D <sub>0</sub> T <sub>4</sub> :	$DR \leftarrow M[AR]$
	$D_0T_5$ :	$AC \leftarrow AC \land DR, SC \leftarrow 0$
ADD	$D_1T_4$ :	$DR \leftarrow M[AR]$
	$D_1 T_5$ :	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_2 T_4$ :	$DR \leftarrow M[AR]$
	$D_{2}T_{5}$	$AC \leftarrow DR, SC \leftarrow 0$
STA	$D_{2}T_{4}$ :	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	D₄T₄:	$PC \leftarrow AR. SC \leftarrow 0$
BSA	$D_{r}^{\dagger}T_{r}^{\dagger}$ :	$M[AR] \leftarrow PC. AR \leftarrow AR + 1$
	D <sub>2</sub> T <sub>2</sub> :	$PC \leftarrow AR. SC \leftarrow 0$
ISZ		$DR \leftarrow M[AR]$
	$D_{6}^{+}$	$DR \leftarrow DR + 1$
		$M[\Lambda P]$ $DP$ if $(DP=0)$ then $(PC \neq PC \pm 1)$
	<b>6</b> '6'	SC > 0
		0070

# Basic Computer Orga

puter Organiza	ation & Design	38		Description
COMPLETE COMPUTER DESCRIPTION Microoperations				
Rogistor-Rofo	rence			
Tregister-Inere	$D_7 I'T_3 = r$ IR(i) = B <sub>i</sub>	(Common to all regist (i = 0,1,2,, 11)	ter-reference instr)	
CLA CLE	rB <sub>11</sub> : rB <sub>11</sub> :	AC ← 0 E ← 0		

CLA	rB <sub>11</sub> :	$AC \leftarrow 0$
CLE	rB <sub>10</sub> :	E ← 0
CMA	rB <sub>9</sub> :	$AC \leftarrow AC'$
CME	rB <sub>8</sub> :	E ← E'
CIR	rB <sub>7</sub> :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB <sub>6</sub> :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB <sub>5</sub> :	$AC \leftarrow AC + 1$
SPA	rB₄:	If(AC(15) =0) then (PC ← PC + 1)
SNA	rB <sub>3</sub> :	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$
SZA	$rB_2$ :	If (AC = 0) then (PC $\leftarrow$ PC + 1)
SZE	rB₁:	If(E=0) then (PC ← PC + 1)
HLT	rB <sub>0</sub> :	S ← 0
Input-Output	$D_7 IT_3 = p$ IR(i) = B <sub>i</sub>	(Common to all input-output instructions) (i = 6,7,8,9,10,11)
IND	μ. nR ·	$\Delta C(0.7)$ INPR FGL 0
	pD <sub>11</sub> .	$OUTR \leftarrow AC(0.7) EGO \leftarrow 0$
SKI	pB <sub>10</sub> .	If (FGI=1) then (PC $\leftarrow$ PC + 1)
SKO	nB <sub>a</sub> :	If (FGO=1) then (PC $\leftarrow$ PC + 1)
ION	nB_:	$IFN \leftarrow 1$
IOF	pB <sub>2</sub> :	$IEN \leftarrow 0$
	P=6.	

**Computer Organization** 

#### **DESIGN OF BASIC COMPUTER(BC)**

Hardware Components of BC A memory unit: 4096 x 16. Registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC Flip-Flops(Status): I, S, E, R, IEN, FGI, and FGO Decoders: a 3x8 Opcode decoder a 4x16 timing decoder Common bus: 16 bits Control logic gates: Adder and Logic circuit: Connected to AC

**Control Logic Gates** 

- Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- $S_2$ ,  $S_1$ ,  $S_0$  Controls to select a register for the bus
- AC, and Adder and Logic circuit

**CONTROL OF REGISTERS AND MEMORY** 

#### Address Register; AR

Scan all of the register transfer statements that change the content of AR:



Computer Organization

#### **CONTROL OF FLAGS**

IEN: Interrupt Enable Flag

- pB<sub>7</sub>: IEN  $\leftarrow$  1 (I/O Instruction)
- $pB_6$ : IEN  $\leftarrow 0$  (I/O Instruction)
- $RT_2$ : IEN  $\leftarrow 0$  (Interrupt)

p = D<sub>7</sub>IT<sub>3</sub> (Input/Output Instruction)



#### CONTROL OF COMMON BUS



x1 x2 x	3 x4 x5 x6 x7	S2 S1 S0	selected register
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{ccccccc} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{array}$	none AR PC DR AC IR TR Memory

For AR

$$D_{4}T_{4}: PC \leftarrow AR$$
$$D_{5}T_{5}: PC \leftarrow AR$$
$$\bigcup$$
$$X1 = D_{4}T_{4} + D_{5}T_{5}$$

**Computer Organization** 

Design of AC Logic

#### DESIGN OF ACCUMULATOR LOGIC



**Computer Organization** 



#### CONTROL OF AC REGISTER

44

Gate structures for controlling the LD, INR, and CLR of AC



**Computer Organization** 

